lock-free visibility volatile reordering happen-before

• The JSR-133 Cookbook for Compiler Writers
• Relaxed-Memory Concurrency
• JLS: Happens-before Order
• Mechanical sympathy: memory barriers/fences
• Mechanical sympathy: write combining

• InfoQ: Memory Barriers and JVM Concurrency

• Drilling down into the Xeon Skylake architecture
• Hyper-threading
• SMT - Simultaneous multithreading

• uncore

• volatile memory
• SRAM - Static random access memory
• DRAM - Dynamic random access memory

• RDMA - Remote direct memory access

• Memory model
• Shared memory
• Memory barrier
• Numa
• cache coherence
• NUMA: An Overview
• The 2016 NUMA Deep Dive Series
• How to confirm NUMA
• CPU Cache and why you care
• Why software developers should care about CPU caches

Jian Wang /2020-07-22

« Java Low Latency Cryptocurrency Option - Market Data Recording »